The piezoelectric actuators have high resolution, wide operating frequency and low power consumption, but they suffer hysteresis which affects their linearity. In this paper are presented comparatively the analog and digital techniques for improvement (reducing) of nonlinear behavior of this type of actuators using charge amplifiers. First an analog charge amplifier and its performance analysis are presented. Then a model of digital charge amplifier with linearity performance considerably improved (91% reduced), but which shows a pronounced drift is presented. In the last section several methods for drift reducing are presented and analyzed, one of them having a reduction with 87%. A number of functional diagrams and response graphs for the developed techniques and methods are presented.
Introduction
The application area of the piezoelectric actuators has been spectacular developed, especially due to their remarkable qualities. Compared to other nano-positioning actuators, these have high resolution, high force, wide operating frequency and low power consumption. It is enough to mention some of their applications [1, 2, 3] : in micro and nano-devices for mechanical positioning with below micrometrics accuracy (optical and electronics microscopy, high precision cutting devices (error correction), robotics and positioning of magnetic heads and optical recordingplayback); in deformable mirrors (adaptive optics systems); in ultrasonic motors; in the impact controlled on/off devices; in fuel injectors of diesel engines etc.
But, the piezoelectric materials have important non-linear characteristics determi-ned by the existence of hysteresis and creep, which can reduce the positioning accuracy of a piezoelectric actuator.
When it is applied to a piezoelectric actuator a sudden voltage, the length will quickly respond then it will change slowly due to the creep effect. Creep is the polarization result of the piezoelectric actuator which continues to change after the applied voltage reaches its final value. Commonly, this effect is an issue at low frequencies and it is not important for higher frequencies [4] .
Hysteresis is another undesired effect: when the input voltage is gradually increased, the actuator displacement is different from when the voltage is decreased for the same voltage value applied.
For hysteresis reducing, many techniques have been implemented: the model-based control [5] ; the displacement feedback control [6] ; the charge control [7] .
Without going into details, it is worth mentioning that, none of these techniques do not provide an acceptably hysteresis dimi-nution to allow the piezoelectric actuators to do the very high precisions displacement.
In this paper, a model of digital charge amplifier is presented. By this model, a significant reduction of the piezoelectric actuators nonlinear behaviour is obtained. 
The analog charge amplifier
To make the transition to digital charge amplifier, we present a simple analog charge amplifier in this section.
In Figure 1 (a) the circuit diagram of this analog charge amplifier is shown. It contains a comparator (Ʃ) and amplifier (K), a stack piezoelectric (SP) with capacity, C pa , a sensing capacitor with capacitance, C S . R 1 is used to model the operational amplifier (OA) input terminal leakage, and R 2 is due to the leakage of the sensing capacitor. The circuit feedback loop is used to equalize the reference voltage, V r , with the actual voltage across the sensing capacitor. If the OA, SP and sensing capacitor would be ideal, R 1 and R 2 can be removed and ideal Laplace transfer function would be:
where q pa is SP charge.
But, OA, SP and C S are real and R 1 , R 2 must be introduced. The real transfer function becomes:
Analysing the function from "(2)", we observe that it represent a high pass filter with the following cut off frequency:
If frequency is below ω c , the load impedance is much higher than R 1 and because the impedance DC is not infinite, a DC current (i dc ) passes through R 1 which applies DC compliance voltage, V 0 = R 1 i dc [7] across SP.
Using this model to a SP type AE0505D44H40 from Nek with C pa =3.4µF and limiting the DC current to 10mA, for the maximum DC offset voltage across SP, R 1 =4kΩ is needed. For this example, Figure  1 (b) shows the frequency response of this analog charge amplifier.
Analysing of Figure 1 (b), we can observe that at frequencies of less than 25Hz, the phase lead exceeds about 25 degree (24 degree measured) which causes unacceptable distortion for precision tracking applications. 
The digital charge amplifier
The circuit diagram of the digital charge amplifier model is shown in Figure 2 This circuit measures the charge across the SP and by using the closed-loop control system, it tries to equalize the desired input charge signal value D ch , with the actual charge value A ch , obtained from actual charge measured on SP, q pa . But, the charge measured value of SP is obtained by integrating the current which passes the SP, i(t), and is given by:
Because the protection resistor, R p , and input impedance of DSP, R iDSP , are in series and together they are in parallel with shunt resistor, R sh , the equivalent total resistance, R T , is given by:
The piezoelectric actuator current is given by:
where V Sh (t) is the voltage across shunt resistor.
Substituting "(6)" in " (4)" results the value of the piezoelectric actuator charge, given by the expression: Analyzing "(7)" we observed that the charge across the piezoelectric actuator is equal to the integral of the voltage across the shunt resistor divided by the total resistance, R T .
The comparison between linearity offered by the circuit structures of standard voltage amplifier and digital charge amplifier is presented in Figure 3 (a) and 3(b). By analyzing diagrams of those two responses, we can observe the major improvement in linearity offered by the digital charge amplifier model from Figure  2 . Though, the displacement range of those two circuits was the same, 11.57µm, the digital charge amplifier offers 145nm maximum hysteresis, while, the standard voltage amplifier offers 1604 nm, more than 11 times higher. The hysteresis reducing of the digital charge amplifier model presented in Figure 2 is about 91% and it is a considerable reduction. It is to be mentioned that the displacement of the stack piezoelectric actuator was measured using a strain gauge.
Analyzing the circuit structure from Figure 2 , it can be shown that the discrete transfer function from the input desired charge, D ch , to the output actual charge measured is given by: But the big problem in using this technique is the drift dimension, and how we remove drift. We try to present this problem in the next section.
The drift removal methods
The analog to digital converter (A/D) is not ideal and it suffers from current leakage. This can determine a bias voltage, V B , in the input and this voltage is the main reason for the drift in charge which is given by:
The bias voltage can determine miscalculation of the actual charge across the piezoelectric actuator. Thus, the voltage applied to the piezoelectric actuator will drift and saturated in final.
Drift removal by integrator reset
In [8] , the author uses an analog initialization circuit to reset the circuit in order to avoid drift. A switch is used to short out the sensing capacitor and set the voltage across it to zero and thus, the circuit restarts periodically.
In this paper, a similar idea is used in the digital implementation, but here it does not happen periodically. This method is schematic presented in Figure 4 .
When the voltage across the piezoelectric actuator, V pa , is equal to zero, the integrator will be restarted. This process being implemented in the DSP, additional hardware in circuit is not necessary. The result of this reset process is showed in Figure 5 . Watching carefully the figure, can be observed that there is a small signal distortion when the piezo-actuator across charge passes through zero value. 
Using of Low Pass Filter bias estimator
To estimate the bias value, it is easier to use a low pass filter (LPF) and then the bias removes from the original signal. The block diagram of a LPF bias estimator is schematically showed in Figure 6 (a).
The response of a LPF bias estimator and pure integrator is presented in Figure 6 (b) for a sine wave of frequency 100 rad/s and a DC bias of 100µC. Watching this figure, can be seen that pure integrator has much more drift in comparison to the bias estimator. Thus, after 4 seconds, the pure integrator has over 1500µC error (1527µC measured), while the bias estimator has about 200µC (196µC measured). A simple calculation shows that, using this method, the drift was reduced with over 87%.
Using a modified integrator
For the drift removing from the output of an integrator, a usually solution is to replace the integrator with a first order low pass filter. But, especially, at frequencies lower than the cut off frequency, using a LPF can generate errors in the phase and magnitude. For solving this deficiency, in [9] a modified integrator presented in Figure 7 was used. Because the feedback loop gain is zero at high frequencies, the transfer function behaves like a low pass filter and, at low frequencies, the feedback loop acts to remove the DC drift [9] .
The transfer function will be as a pure integrator, when the output signal does not exceed the limitation level in the saturation block. But if the input signal reaches the limiting level, the output signal will be given by:
Using this method, the problem of pure integrator can be solved, but the difficulty is to know the limitation of the applied charge.
In Figure 8 is showed the response of a pure integrator and of modified integrator from Figure 7 , at 5rad/s input sine wave with 100 µC DC offset. Watching the figure we can observe that in the case of modified integrator, the drift was removed.
By comparatively analyzing of the above presented techniques, can be asserted that the modified integrator technique has less drift, but it has the same signal distortion at high frequency. The LPF bias estimator presents a bigger drift, but it has a simpler implementation.
In dynamic applications, if it is known that the signal crosses zero in each period, the best method is integrator reset presented in paragraphs 4.1, because it can completely remove the drift and the distortion is minimal.
Conclusions
The model of digital charge amplifier presented above reduces the nonlinear behavior of a piezoelectric actuator. The hysteresis is reduced with 91% and by developed techniques, the drift can be reduced with 87%.
According to the comparative analysis of analogue and digital techniques, we can conclude that the digital method shows higher performance and can be used with much more efficiency. 
